



Verification Challenges for Retimers

Munish Goyal
Principal Product Engineer
Cadence Design Systems

Disclaimer



Presentation Disclaimer: All opinions, judgments, recommendations, etc. that are presented herein are the opinions of the presenter of the material and do not necessarily reflect the opinions of the PCI-SIG®.

Challenges With High Frequency



○ **Channel Fading**

- Higher frequency means greater channel loss.
- Trace length getting reduced from 20" in PCIe[®] 3.0 to 12" in PCIe 4.0

○ **Signal quality at Receiver end**

- High frequency signal meaning higher jitter implications, higher signal loss and distortion
- PCIe 4.0 demands an eye height of 15 mV after equalization and a maximum BER of 1×10^{-12}

○ **Signal Integrity**

- Higher frequency signal indicate more signal integrity challenges like cross talk

What is a Retimer?



○ Retimers

- Physical layer devices that fine tune the signal using CTLE (Continuous Time Linear Equalization) and transmit using FIR
- Increase signal transmission length
- Minimize jitter
- Reduce cross talk and reflections

What is a Retimer?



○ Requirements


- Comply with electrical specification
- De-skew symbols
- Determine port orientation
- Perform lane polarity inversion
- Execute link equalization procedure
- Pass loopback data between loopback master and slave
- Generate compliance pattern
- Infer Electrical Idle at all data rates
- Perform clock compensation via addition or removal of SKPs
- Support L1

○ **Supported Topology**


- Forwarding mode
 - Symbols are forwarded on each upstream and downstream path
- Execution mode
 - Upstream pseudo port act as upstream component
 - Downstream pseudo port act as downstream component

Retimer: Topology

Forwarding mode



Execution mode



○ Rules

- Forwarding Mode Rules
 - Orientation and Lane number
 - Electrical Idle Entry
 - Electrical Idle Exit
 - Data Rate Change
 - Ordered set Modification
 - DLLP/TLP/Logical Modification
 - Encoding and Scrambling
 - Link Disable and Hot Reset Entry
 - Compliance Receive and Enter Compliance

○ Rules

- Ordered set Modification
 - Modify certain pre-specified ordered sets
 - Modify LS/FS values in both directions
 - Modify preC/postC/C values in both directions
 - Parity
 - Transmitter Presets and Receiver hints
 - SKP ordered sets
- DLLP/TLP/Logical Modification
 - No modification to DL and TL packets

- **Rules**
 - Execution Mode Rules
 - CompLoadBoard
 - Link Equalization
 - Downstream Lanes
 - Upstream Lanes
 - Retimer Latency

Verification Challenges



- Have I done enough verification?
- Time to market and total cost
- Silicon Respin

Verification Challenges: Solution




○ **Traditional Approach**

- Higher control for targeting specific feature
- Writing and debugging hundreds and thousands of tests
- No measure to find if the verification is comprehensive
- High maintenance cost


○ **Metric Driven Verification**

- Measure design coverage and hence provides predictability
- Better focus, greater visibility into the issues
- Quality improvement
- Reuse at SoC level


Environment Reuse



10x Improvement in Bug Discovery



PCIe Triplecheck



References



- **PCI Express® Base Specification Revision 4.0
Version 0.7**

**Thank you for attending the
PCI-SIG Developers Conference 2017.**

**For more information please go to
www.pcisig.com**

